Hugging Face's logo

Androidonnxfork
/
test

Model card Files Community
6
test
File size: 8,472 Bytes 
8b7c501
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
 
// Copyright 2023 Google LLC
//
// This source code is licensed under the BSD-style license found in the
// LICENSE file in the root directory of this source tree.

#include <assert.h>
#include <stddef.h>

#ifdef _WIN32
  #include <windows.h>
#else
  #include <pthread.h>
#endif

#include <xnnpack/common.h>
#include <xnnpack/config.h>
#include <xnnpack/microparams-init.h>
#include <xnnpack/pavgpool.h>


static struct xnn_pavgpool_config f16_pavgpool_config = {0};
static struct xnn_pavgpool_config f32_pavgpool_config = {0};

#if XNN_PLATFORM_WINDOWS
  static INIT_ONCE init_guard_f16_pavgpool = INIT_ONCE_STATIC_INIT;
  static INIT_ONCE init_guard_f32_pavgpool = INIT_ONCE_STATIC_INIT;
#else
  static pthread_once_t init_guard_f16_pavgpool = PTHREAD_ONCE_INIT;
  static pthread_once_t init_guard_f32_pavgpool = PTHREAD_ONCE_INIT;
#endif

static void init_f16_pavgpool_config(void) {
  #if XNN_ARCH_ARM && XNN_ENABLE_ARM_FP16_VECTOR && XNN_ENABLE_ARM_FP16_SCALAR
    const struct xnn_hardware_config* hardware_config = xnn_init_hardware_config();
    assert(hardware_config != NULL);
    if (hardware_config->use_arm_neon_fp16_arith) {
      f16_pavgpool_config.unipass = (xnn_pavgpool_unipass_ukernel_fn) xnn_f16_pavgpool_minmax_ukernel_9x__neonfp16arith_c8;
      f16_pavgpool_config.multipass = (xnn_pavgpool_multipass_ukernel_fn) xnn_f16_pavgpool_minmax_ukernel_9p8x__neonfp16arith_c8;
      f16_pavgpool_config.init.f16 = xnn_init_f16_minmax_fp16arith_params;
      f16_pavgpool_config.primary_tile = 9;
      f16_pavgpool_config.incremental_tile = 8;
      f16_pavgpool_config.channel_tile = 8;
    }
  #elif XNN_ARCH_ARM64 && XNN_ENABLE_ARM_FP16_VECTOR
    const struct xnn_hardware_config* hardware_config = xnn_init_hardware_config();
    assert(hardware_config != NULL);
    if (hardware_config->use_arm_neon_fp16_arith) {
      f16_pavgpool_config.unipass = (xnn_pavgpool_unipass_ukernel_fn) xnn_f16_pavgpool_minmax_ukernel_9x__neonfp16arith_c8;
      f16_pavgpool_config.multipass = (xnn_pavgpool_multipass_ukernel_fn) xnn_f16_pavgpool_minmax_ukernel_9p8x__neonfp16arith_c8;
      f16_pavgpool_config.init.f16 = xnn_init_f16_minmax_fp16arith_params;
      f16_pavgpool_config.primary_tile = 9;
      f16_pavgpool_config.incremental_tile = 8;
      f16_pavgpool_config.channel_tile = 8;
    }
  #elif (XNN_ARCH_X86 || XNN_ARCH_X86_64) && !XNN_PLATFORM_MOBILE
    const struct xnn_hardware_config* hardware_config = xnn_init_hardware_config();
    assert(hardware_config != NULL);
    if (hardware_config->use_x86_avx2) {
      f16_pavgpool_config.unipass = (xnn_pavgpool_unipass_ukernel_fn) xnn_f16_pavgpool_minmax_ukernel_9x__avx2_c8;
      f16_pavgpool_config.multipass = (xnn_pavgpool_multipass_ukernel_fn) xnn_f16_pavgpool_minmax_ukernel_9p8x__avx2_c8;
      f16_pavgpool_config.init.f16 = xnn_init_f16_minmax_avx_params;
      f16_pavgpool_config.primary_tile = 9;
      f16_pavgpool_config.incremental_tile = 8;
      f16_pavgpool_config.channel_tile = 8;
    }
  #endif
}

static void init_f32_pavgpool_config(void) {
  #if XNN_ARCH_ARM
    const struct xnn_hardware_config* hardware_config = xnn_init_hardware_config();
    assert(hardware_config != NULL);
    if (hardware_config->use_arm_neon) {
      f32_pavgpool_config.unipass = (xnn_pavgpool_unipass_ukernel_fn) xnn_f32_pavgpool_minmax_ukernel_9x__neon_c4;
      f32_pavgpool_config.multipass = (xnn_pavgpool_multipass_ukernel_fn) xnn_f32_pavgpool_minmax_ukernel_9p8x__neon_c4;
      f32_pavgpool_config.init.f32 = xnn_init_f32_minmax_scalar_params;
      f32_pavgpool_config.primary_tile = 9;
      f32_pavgpool_config.incremental_tile = 8;
      f32_pavgpool_config.channel_tile = 4;
    } else if (!XNN_PLATFORM_MOBILE) {
      f32_pavgpool_config.unipass = (xnn_pavgpool_unipass_ukernel_fn) xnn_f32_pavgpool_minmax_ukernel_9x__scalar_c1;
      f32_pavgpool_config.multipass = (xnn_pavgpool_multipass_ukernel_fn) xnn_f32_pavgpool_minmax_ukernel_9p8x__scalar_c1;
      f32_pavgpool_config.init.f32 = xnn_init_f32_minmax_scalar_params;
      f32_pavgpool_config.primary_tile = 9;
      f32_pavgpool_config.incremental_tile = 8;
      f32_pavgpool_config.channel_tile = 1;
    }
  #elif XNN_ARCH_ARM64
    f32_pavgpool_config.unipass = (xnn_pavgpool_unipass_ukernel_fn) xnn_f32_pavgpool_minmax_ukernel_9x__neon_c4;
    f32_pavgpool_config.multipass = (xnn_pavgpool_multipass_ukernel_fn) xnn_f32_pavgpool_minmax_ukernel_9p8x__neon_c4;
    f32_pavgpool_config.init.f32 = xnn_init_f32_minmax_scalar_params;
    f32_pavgpool_config.primary_tile = 9;
    f32_pavgpool_config.incremental_tile = 8;
    f32_pavgpool_config.channel_tile = 4;
  #elif XNN_ARCH_X86 || XNN_ARCH_X86_64
    f32_pavgpool_config.unipass = (xnn_pavgpool_unipass_ukernel_fn) xnn_f32_pavgpool_minmax_ukernel_9x__sse_c4;
    f32_pavgpool_config.multipass = (xnn_pavgpool_multipass_ukernel_fn) xnn_f32_pavgpool_minmax_ukernel_9p8x__sse_c4;
    f32_pavgpool_config.init.f32 = xnn_init_f32_minmax_sse_params;
    f32_pavgpool_config.primary_tile = 9;
    f32_pavgpool_config.incremental_tile = 8;
    f32_pavgpool_config.channel_tile = 4;
  #elif XNN_ARCH_WASMSIMD || XNN_ARCH_WASMRELAXEDSIMD
    const struct xnn_hardware_config* hardware_config = xnn_init_hardware_config();
    assert(hardware_config != NULL);
    if (hardware_config->is_x86) {
      f32_pavgpool_config.unipass = (xnn_pavgpool_unipass_ukernel_fn) xnn_f32_pavgpool_minmax_ukernel_9x__wasmsimd_x86_c4;
      f32_pavgpool_config.multipass = (xnn_pavgpool_multipass_ukernel_fn) xnn_f32_pavgpool_minmax_ukernel_9p8x__wasmsimd_x86_c4;
      f32_pavgpool_config.init.f32 = xnn_init_f32_minmax_wasmsimd_params;
      f32_pavgpool_config.primary_tile = 9;
      f32_pavgpool_config.incremental_tile = 8;
      f32_pavgpool_config.channel_tile = 4;
    } else {
      f32_pavgpool_config.unipass = (xnn_pavgpool_unipass_ukernel_fn) xnn_f32_pavgpool_minmax_ukernel_9x__wasmsimd_arm_c4;
      f32_pavgpool_config.multipass = (xnn_pavgpool_multipass_ukernel_fn) xnn_f32_pavgpool_minmax_ukernel_9p8x__wasmsimd_arm_c4;
      f32_pavgpool_config.init.f32 = xnn_init_f32_minmax_wasmsimd_params;
      f32_pavgpool_config.primary_tile = 9;
      f32_pavgpool_config.incremental_tile = 8;
      f32_pavgpool_config.channel_tile = 4;
    }
  #elif XNN_ARCH_WASM
    f32_pavgpool_config.unipass = (xnn_pavgpool_unipass_ukernel_fn) xnn_f32_pavgpool_minmax_ukernel_9x__wasm_c1;
    f32_pavgpool_config.multipass = (xnn_pavgpool_multipass_ukernel_fn) xnn_f32_pavgpool_minmax_ukernel_9p8x__wasm_c1;
    f32_pavgpool_config.init.f32 = xnn_init_f32_minmax_scalar_params;
    f32_pavgpool_config.primary_tile = 9;
    f32_pavgpool_config.incremental_tile = 8;
    f32_pavgpool_config.channel_tile = 1;
  #elif XNN_ARCH_RISCV
    f32_pavgpool_config.unipass = (xnn_pavgpool_unipass_ukernel_fn) xnn_f32_pavgpool_minmax_ukernel_9x__scalar_c1;
    f32_pavgpool_config.multipass = (xnn_pavgpool_multipass_ukernel_fn) xnn_f32_pavgpool_minmax_ukernel_9p8x__scalar_c1;
    f32_pavgpool_config.init.f32 = xnn_init_f32_minmax_scalar_params;
    f32_pavgpool_config.primary_tile = 9;
    f32_pavgpool_config.incremental_tile = 8;
    f32_pavgpool_config.channel_tile = 1;
  #endif
}

#if XNN_PLATFORM_WINDOWS
  static BOOL CALLBACK init_f16_pavgpool_config_windows(PINIT_ONCE init_once, PVOID parameter, PVOID* context) {
    init_f16_pavgpool_config();
    return TRUE;
  }

  static BOOL CALLBACK init_f32_pavgpool_config_windows(PINIT_ONCE init_once, PVOID parameter, PVOID* context) {
    init_f32_pavgpool_config();
    return TRUE;
  }
#endif

const struct xnn_pavgpool_config* xnn_init_f16_pavgpool_config() {
  const struct xnn_hardware_config* hardware_config = xnn_init_hardware_config();
  if (hardware_config == NULL || !xnn_is_f16_compatible_config(hardware_config)) {
    return NULL;
  }
  #if XNN_PLATFORM_WINDOWS
    InitOnceExecuteOnce(&init_guard_f16_pavgpool, &init_f16_pavgpool_config_windows, NULL, NULL);
  #else
    pthread_once(&init_guard_f16_pavgpool, &init_f16_pavgpool_config);
  #endif
  return &f16_pavgpool_config;
}

const struct xnn_pavgpool_config* xnn_init_f32_pavgpool_config() {
  const struct xnn_hardware_config* hardware_config = xnn_init_hardware_config();
  if (hardware_config == NULL) {
    return NULL;
  }
  #if XNN_PLATFORM_WINDOWS
    InitOnceExecuteOnce(&init_guard_f32_pavgpool, &init_f32_pavgpool_config_windows, NULL, NULL);
  #else
    pthread_once(&init_guard_f32_pavgpool, &init_f32_pavgpool_config);
  #endif
  return &f32_pavgpool_config;
}